Abstract -Traditional datapath synthesis for standardcell designs go through extraction of arithmetic operations from the high-level description, high-level synthesis, and netlist generation. In this paper, we take a fresh look at applying high-level synthesis methodologies in logic synthesis. We present a DAG-Aware synthesis technique for datapaths synthesis which is implemented using And-Inv-Graphs. Our approach targets area minimization. The proposed algorithm includes identifying vector multiplexers, searching for common specification logic, and reallocating multiplexers in the Boolean network. We propose an algorithm to identify common specification logic by using subgraph isomorphism. Experimental results show that our technique can provide over 10% area reduction beyond the traditional design flow. The proposed algorithm is tested on industry designs and academic benchmark suits using IBM 14nm technology.
INTRODUCTION
Modern microprocessors and embedded systems contain datapaths modules which play an important role in computations. Traditionally, datapath synthesis for standard-cell design goes through a series of steps, including extraction of arithmetic operations from RTL code, high-level synthesis (HLS), logic synthesis, and technology mapping [1] . The arithmetic operations such as addition, multiplication, shifting, comparison, and etc., are extracted first and are modeled into the datapaths. High-level synthesis (HLS), which basically consists of scheduling, allocation, and binding is applied when the arithmetic operations are extracted [2] . Finally, the standard-cell netlist is generated after logic synthesis and technology mapping with a given standard-cell library.
A known area-reduction optimization in the high-level synthesis step called resource sharing. We illustrate the concept of resource sharing using an example in Figure 1 (a).
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. Figure 1(a) shows that the first implementation can be optimized by sharing the adder component. We can see that resource sharing is able to reduce the area and potentially the power. Several attempts have been made to provide optimizations based on deriving the optimized data flow graph (DFG). For example, [3] [4] proposed an optimization algorithm which was implemented in HDL compilers using behavioral transformations; [5] [6] proposed an integer linear programming (ILP) formula based algorithm for binding resources; and in [7] , canonical TED representation was introduced to optimize data-flow computations. However, these techniques has several limitations: 1) The high-level optimization is limited to the capability of extracting the arithmetic operations from the implementation. 2) Resource sharing is only applicable to a high-level component that is included in the library. For example, if Op1, Op2 are combinational logic units that perform the same but the function is not included in the library, the resource sharing will not be applied. 3) Resource sharing is applicable only if two components are equivalent or equivalent with negation. Another design flow that starts with C/C++ specification is popular and widely used [8] . The C/C++ implementations are initially compiled into a highlevel HDL description regardless of the extraction. However, the architecture is implicit in the coding style, which makes the high-level synthesis more difficult because of the coding variety.
In this work, we demonstrate that these limitations can be successfully addressed by adding a design flow component into the current flow between high-level synthesis and logic synthesis (Figure 1(b) ). We take a fresh look at applying high-level synthesis methodologies in logic synthesis, particularly the resource sharing. This algorithm initially identifies the vector multiplexers from a Boolean network that provides the boundaries of the logic that could be shared. An efficient algorithm of searching common specification logic is implemented using graph isomorphism. We demonstrate that the resource sharing method is no longer limited to arithmetic operations. In fact, it is applicable to arbitrary combinational logic if common specification logic can be identified. This means that the resource sharing can be partially applicable even if Op1 and Op2 are two logic units have partial functional similarity. This paper is organized as follows: Section 2 covers the background. Section 3 presents the methodology and implementation of our technique. Section 4 presents the experimental results.
BACKGROUND

Boolean network
A Boolean network can be represented using directed acyclic graph (DAG) with nodes corresponding to logic gates and directed edges corresponding to wires connecting the gates [9] . In the AIG, each node has either 0 or two incoming edges. A node with no incoming edges is a primary input (PI). An edge can be complemented to indicates the inversion of the signal. Primary outputs (POs) are represented using specific nodes. Registers in AIG network are considered as PIs and POs. A. Mishchenko et. al [9] claimed that the size (area) of an AIG is the number of its nodes and the depth (delay) is the number of nodes on the longest path from the PIs to the POs. The combinational logic of an arbitrary Boolean network can be factored and transformed into an AIG using DeMorgan's rule [10] .
Logic synthesis
Logic synthesis transforms the Boolean network to reduce the number of nodes (area), logic levels (delay), switching activity (power). Traditional logic synthesis tools such as SIS [11] and ABC [10] target multi-level logic optimization that basically apply removing redundancy, logic simplification, and logic sharing. However, the resource sharing in Boolean network has yet been studied.
MULTIPLEXERS RELOCATION
This section describes the methodology and implementation of our technique composed of two parts: pre processing and multiplexer relocation. The overview of the proposed technique is shown in Figure 2 . Our framework takes the gate-level netlist (Verilog, BLIF or AIGER [12] ) as input and transforms the design into AIG network. The pre-processing includes collecting vector multiplexers and generating subnetworks (Section 3.1). The sub-networks are the logic cones of of the vector multiplexers that end at PIs or latches. These are used for multiplexer relocation. The multiplexer relocation process includes searching common specification logic and reallocating the multiplexers (Section 3.2). We check if the design before and after each relocation are functional equivalent by combinational equivalence checking (CEC). Generate pair P(s, i), s is the select node of i 7:
Pre-processing
Insert P into M, key is s 8:
end if 9: end for 10: for each key k in map M do 11:
Create logic cone N k of the nodes in k → second 12:
V ← N k 13: end for 14: return V, M First, all the multiplexer nodes are collected in the Boolean network (line 5). We classify a node as a multiplexer node if it satisfies three properties: a) it has two complemented children i1, i2; and b) nodes i1, i2 have a shared child; and c) one of these two nodes has a complemented fanin from the shared child. In Figure 3 (a), i1, i2 are two completed children of node m. They have a shared node s, which is a fanin of i2 and s complement is a fanin of i1. Hence, m is multiplexer node. Node s is called the select node. The function of z is equivalent to a 2-to-1 multiplexer shown in Figure 3 (b). Each AIG node is an AND operation and complemented edge is an inverter. We prove the equivalence in Eq. 1. When a node is identified as a multiplexer node, the select node is also collected. This is used for classifying the multiplexer nodes into 'vector multiplexers. 
multiplexer.
In high-level description C/SystemC or behavior Register Transfer level (RTL), the word or vector multiplexer is a multiplexer with word inputs (Figure 4(a) ). However, in boolean network, hierarchy and module information is lost when the netlist is flattened during synthesis flow (see Figure 4(b) ). We collect all the vector multiplexers based on Definition 1. First, we collect all the multiplexer nodes and the corresponding select nodes by traversing the entire AIG graph. The multiplexer nodes are classified into different sets depending on select nodes(line 7). Note that the multiplexer node does not necessary correspond to multiplexer in the design, which means that it is possible to find larger size vector multiplexer than the original design. The subnetwork is generated by backward searching the AIG network (line 11). It starts from the nodes included in the vector multiplexer and ends at PIs or latches. The last step of pre-processing is ranking the vector multiplexers based on the size of the vector multiplexer (i.e. the number of multiplexer nodes of the vector multiplexer) and the sub-network depth. 
Multiplexer relocation
Definition 2. Common specification logic (CSL): L1, L2,..., Ln are combinational logic blocks that have the same number of inputs and outputs. Given the identical inputs, if L1, L2, ..., Ln are functionally equivalent, they form a common specification logic (n >= 2). The problem in our context can be defined as follows: Logic cone L1 is selected bys and logic cone L2 is selected by s (Figure 5 a) ; starting with a vector multiplexer V {n1, n2,...}, search if L1, L2 that are common specification logic. In other words, L1 and L2 are functionally equivalent if the inputs are identical. Note that they are not necessarily functionally equivalent in the design.
If L1 and L2 are common specification logic, the design can be minimized by reallocating the multiplexers with inputs L1 and L2. As shown in Figure 5 (b), I1 and I2 are the inputs of the common specification logic L1 and L2. To reallocate the multiplexers, we first duplicate the logic of C1 without L1 and L2 (call it C ′ 1 ). Then, a set of multiplexers are created to re-multiplex I1 and I2. These multiplexers are created depending on how logic L1 and L2 are selected in the original design. Now, the outputs of the multiplexers will be the inputs of L1. With this transformation, F and F ′ are functionally equivalent, which can be proved as follows:
, where f is the function of L1 and L2.
The most popular technique for checking if the designs are common specification logic is combinational equivalence checking (CEC). This problem has been addressed using BDDs [13] , SAT [14] [15], AIG [10] etc. Current CEC methodology ensures that the two combinational circuits are checked for equivalence. However, this is not applicable here because that the boundary of the input is not given.
A. Kuehlmann et. al [16] proposed common specification verification technique that is able to identify if two combinational circuits N1, N2 have common specification. If N1, N2 are two logic with a common specification, they are toggle equivalent. However, this technique [16] is applicable to a known specification. Additionally, the technique is implemented by checking the common specification level by level from output to input, which means it requires a known set of signals as inputs.
Our algorithm of identifying common specification logic is shown in Algorithm 2. It takes the sub-network created in pre-processing as the input and returns two set of AIG nodes: common specification logic nodes VC and bound nodes VB. Our algorithm solves this problem using subgraph isomorphism.
A digraph G = (V, A) consists of a set of vertices V and arcs A ⊆ V × V . Each vertex v ⊆ V has an in-degree 
4:
Vtmp ← N extP air(Vtmp)
5: end while 6:
The graphs G and H are isomorphic iff there is a permutation p of V such that for any two vertices [u, v] in E(G), [p(u), p(v)] are also in E(H). Determining if two graphs are isomorphic is thought to be neither an NPcomplete problem nor a P -problem. However, the graph isomorphism in practice can be reduced into a polynomial time problem. This is because AIG network is a Directed acyclic graph. and the in-degree of each node is limited to a constant (number of fanin equals 2).
Our algorithm determines if two DAG subgraphs G(V1, A) and G ′ (V2, A) are isomorphic by backward searching levelby-level. The two vertices, V1, V2 are the two AIG nodes connected to a multiplexer (e.g. Figure 3-a, node a, b) . At each iteration, we collect the nodes which maintain the isomorphism between the two graphs and pair the nodes for next iteration. Assuming that the complemented edge is 1 and regular edge is 0, there are four types of AIG node: {0, 0}, {0, 1}, {1, 0}, and {1, 1}. For pairing the nodes for checking isomorphism, two cases are considered: Case 1) {0,1}, {1,0}: If only one of the coming edges of the two given nodes are complemented, the paring solution is unique (Figure 6 a) . To make sure that the two graphs are isomorphic, node 3 must be paired with node 14 and node 4 must be paired with node 13. In this case, node 2 is added into the common specification logic nodes set. Nodes {3,14} and {4,13} are generated pairs for next iteration. Case 2) {0,0}, {1,1}: If the two coming edges of the two given nodes are the same, there are two possible pairings. For example, in Figure 6 (b), node 3 can be either paired with node 13 or node 14. As we can see, the more common specification logic is detected, the more area reduction can be achieved by sharing the logic. This means that we need to target on the largest subgraphs that are isomorphic. This is done by searching further AIG structures. In Figure 6 (b), if node 3 is paired with node 13 and node 4 with node 14, the common specification logic searching algorithm stops at the second level and returns only three nodes. However, if node 3 is paired with node 14, the common specification logic will have three levels. This is because pairing of node 3 with node 14 makes the two sub-graphs {3,5,6} and {14,16,17} are isomorphic. In this paper, we set k equal to 3.
We illustrate the entire multiplexer relocation algorithm using an example shown in Figure 7 . Initialization (line 1): The initialization step returns the initial pairs for identifying common logic. First, the multiplexer node 4 is identified (Figure 7(b) ). The multiplexer nodes are {4, 5, 6} and the select node is S. The initial nodes, node 15 and 21, are the input nodes of the multiplexer. Therefore, node 15 and 21 are the two vertices for identifying isomorphic sub-graphs. The initial pairs are generated based the case 2 ({0, 0}, {1, 1}). To maximize the common logic size, the two initial pairs are {13, 19} and {14, 20}. The common logic is VC ={15}. Searching CSL (lines [2] [3] [4] [5] : This function starts with the initialized pairs and ends if there is no new pairs generated. At the beginning of each iteration, Vtmp stores the current level pairs. Then, Vtmp is overwritten by new pairs generated by N extP air(). Meanwhile, the new nodes are collected iteratively (line 3). As shown in Figure 7(b) , at the first iteration Vtmp = [{13, 19}, {14, 20}]. N extP air() is the function that returns the pairs for next iteration based on the two cases we discussed. It returns the two pairs [{11, 18}, {12, 17}], which are written into Vtmp. Note sets {15,13,14} and {21,19,20} are the current subgraphs that are isomorphic. Nodes 13 and 14 are collected into VC , so that VC = {15, 13, 14}. At the second iteration, N extP air() returns null since it is not able to generate any new pairs. At this iteration, nodes 11 and 12 are collected into VC . This function ends and returns VC = {15, 13, 14} + {11, 12} = {15, 13, 14, 11, 12}. Bound nodes (line 6): BoundN odes() is the function that returns the nodes of the boundary between common specification logic and the remaining logic. It takes the common logic nodes VC as input. This is done by collecting all the children of the nodes that have the largest depth in subgraphs (VC ). Additionally, this function returns the relationship between the select node (S) with the bound nodes. In Figure 7 (c), the bound nodes are {A1, B1} and {A2, B2} which are selected byS and S respectively. Multiplexer relocation: The relocation function takes the original AIG network, CSL nodes (VC ), and bound nodes (VB) as inputs and returns the optimized AIG network. The relocation is done in three steps: 1) Duplicate the noncommon logic as C ′ when the bound nodes are reached. Note that the bound nodes are included in C ′ . In Figure  7 (d), C ′ only includes the PI nodes. 2) A set of multiplexers (AIG nodes) are created to "re-multiplexing" the bound nodes. Nodes {22, 23, 24} and {25, 26, 27} are the two multiplexers in this example; 3) The common specification logic is connected to the multiplexer nodes by matching the selecting function.
Multiplexers relocation with Retiming
The proposed algorithm in Section 3.2 is applicable to both combinational and sequential designs. However, it does not provide relocations across the latches. This is because pre-processing generates sub-networks between the vector multiplexer and the latches or PIs of the sequential designs. However, this may eliminate some common specification logic when generating the sub-network. C1 and C2 are common specification logic in Figure 8 (a) . However, our technique cannot identify any common logic. This is because the sub-network generated by pre-processing only includes C1 and the vector multiplexer. To overcome this limitation, we combine our technique with retiming. Backward retiming enables the algorithm to identify more common specification logic ( shown in Figure 8(b) ). Then, our technique is able to identify C1 and C2 as common specification logic. Figure  8(c) shows that the design has been minimized by backward retiming and multiplexer relocation. One limitation of this approach is that the number of latches may increase if only backward retiming is applied.
EXPERIMENTAL RESULTS
The proposed algorithm has been implemented in the ABC environment [10] . It takes the gate-level netlist as input and outputs the optimized gate-level netlist. The designs tested in Table 1 high-level synthesis tool and GAUT [17] and are synthesized into gate-level netlist using IBM logic synthesis system BooleDozer [18] . We evaluate our technique by measuring the design area and the delay (as logic levels) after technology mapping. The area and logic levels are obtained by ABC mapper (command map -v ) using IBM 14nm technology library.
In Table 1 , Original represents the area of the designs that go through compilation, high-level synthesis, logic synthesis, and technology mapping. Logic synthesis and mapping are done using ABC(command: strash; dch -v; map -v ) [10] . Optimization command dch, the most powerful optimization function in ABC) , has been applied multiple times until the number of AND nodes and logic levels cannot be reduced. The experiments in third column represent the area with our multiplexer relocation technique. The only difference compared to Original, is that we apply multiplexer relocation before the logic synthesis. ibm1 is a datapath design of IBM Z-series microprocessor. branch designs are branch prediction designs. polynom benchmarks are polynomial division algorithm. loop safe are the benchmarks in loop track of SV-COMP benchmarks suit.
The results shown in Table 1 demonstrate that the proposed method is able to improve design area beyond the approach offered by traditional design flow. For the loop safe designs, our technique does not provide additional area reduction compared to the traditional flow. This is because that these designs have simple structure so that ABC is able 
Limitations
This approach has also been evaluated using ISCAS89 and ITC99 benchmarks suits. The benchmarks we tested include c5315, c7552, s9234, s38584, b04, b14, b22 circuits. However, the multiplexer relocation technique improves only 4.2% area for c7552. For other designs, this technique does not provide reduction. This is because: a) The technique is applicable to a designs that contain vector multiplexers (see Definition 1). b) The number of bound nodes nB must be 2x smaller than the number of common logic nodes nC . This is because our technique needs to insert nB/2 multiplexers to reallocate the original multiplexers. Note that each multiplexer are a two level logic that consists of three AIG nodes.
The worst-case scenario is when the common logic (CSL) is represented as a Fanout-free AIG graph ( Figure 9 ). Assuming the common logic includes level 1 to level n-1, nC is the number of nodes in the common logic.That is, nC =2 0 + 2 1 + ...2 n−2 = 2 n−1 − 1, and nB=2 n−2 . To reallocate a multiplexer, ncost=3 * 2 n−2 =2 n−1 + 2 n−2 extra nodes are inserted. The number of reducible nodes is equal to nC . Hence, ∆n=nC -ncost=2 n−1 −1−(2 n−1 +2 n−2 ) = −1−2 n−2 , which is always negative.This means that the multiplexer relocation always provides negative gain when the logic cone of the vector multiplexer is a Fanout free network. Note that this approach is less efficient if the designs have been optimized using logic synthesis. This is because the current method is limited to identify common specification logic and vector multiplexers structurally since AIG is not canonical.
CONCLUSION
The paper presented an efficient logic synthesis technique that targets area minimization of datapath designs. The proposed technique combines the high-level synthesis technique, resource sharing with logic synthesis. Instead of binding the resources of arithmetic operations in high-level synthesis, our technique is able to binding arbitrary combinational logic if they form common specification logic. We presented an efficient algorithm of identifying common specification logic using graph isomorphism. The experimental results show that our technique can provide additional area reduction beyond traditional design flow. Future work will focus on improving the algorithm of identifying common logic regardless of the structure.
